View HD40L4019R_5929425.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

hd404019r series rev. 6.0 sept. 1998 description the hd404019r series are hmcs400-series cmos 4-bit single-chip microcomputers. each device incorporates a rom, ram, i/o, serial interface, and two timer/counters, and contains high-voltage i/o pins including high-current output pins to directly drive fluorescent displays. the hd404019r series includes four chips. the hd404019r and HD40L4019R are mask rom versions. the hd4074019 and hd407l4019 are prom versions. the HD40L4019R and hd407l4019 are low- voltage operation versions. features 16,384-word 10-bit rom ? mask rom: hd404019r, HD40L4019R ? prom: hd4074019, hd407l4019 992-digit 4-bit ram 58 i/o pins, including 26 high-voltage i/o pins (40 v max.) two timer/counters ? 8-bit free-running timer ? 8-bit auto-reload timer/counter clock synchronous 8-bit serial interface five interrupt sources ? two by external sources ? two by timer/counters ? one by serial interface subroutine stack, up to 16 levels including interrupts minimum instruction execution time: 0.89 m s low-power dissipation modes ? standby: stops instruction execution while allowing clock oscillation and interrupt functions to operate ? stop: stops instruction execution and clock oscillation while retaining ram data
hd404019r series 2 on-chip oscillator ? crystal or ceramic oscillator ? external clock packages ? 64-pin shrink type plastic dip ? 64-pin flat plastic package ? 64-pin shrink type ceramic dip with window ordering information type product name model name package mask rom hd404019r hd404019rs dp-64s hd404019rh fp-64a hd404019rfs fp-64b HD40L4019R HD40L4019Rs dp-64s HD40L4019Rh fp-64a ztat ? hd4074019 hd4074019s dp-64s hd4074019h fp-64a hd4074019fs fp-64b hd4074019c dc-64s hd407l4019 hd407l4019s dp-64s hd407l4019h fp-64a ztat ? : zero turn around time. ztat is a trademark of hitachi ltd.
hd404019r series 3 differences between ztat ? and mask rom version ztat ? mask rom version item hd4074019 hd407l4019 hd404019r HD40L4019R power supply voltage (v) 4.5 to 5.5 v 3.0 to 5.5 v 3.5 to 6.0 v 2.7 to 6.0 v instruction cycle time (t cyc ) 0.89 to 20 m s 1.12 to 20 m s 0.89 to 10 m s 1.12 to 10 m s rom (word) 16,384 10-bit 16,384 10-bit 16,384 10-bit 16,384 10-bit ram 992 4-bit 992 4-bit 992 4-bit 992 4-bit i/o pin circuit * 1 standard pins nmos open drain nmos open drain each pin can be without pull-up mos (nmos open drain), with pull-up mos, or cmos high voltage pins pmos open drain pmos open drain each pin can be without pull-down mos (pmos open drain) or with pull-down mos oscillator stabilization * 2 crystal available available available available ceramic available available available available package dp-64s available available available available fp-64a available available available available fp-64b available available dc-64s available ? not available notes: 1. see table 17. 2. see table 20.
hd404019r series 4 pin arrangement d 3 d 2 d 1 d 0 gnd osc 2 osc 1 test reset r9 3 r9 2 r9 1 r9 0 r8 3 r8 2 r8 1 r8 0 r7 3 r7 2 r0 1 r0 2 r0 3 r1 0 r1 1 r1 2 r1 3 r2 0 r2 1 r2 2 r2 3 ra 0 ra 1 /v disp r3 0 r3 1 r3 2 / int 0 r3 3 / int 1 r5 0 r5 1 r5 2 r5 3 r6 0 r6 1 r6 2 r6 3 v cc r4 0 / sck r4 1 /si r4 2 /so r4 3 r7 0 r7 1 r0 0 d 15 d 14 d 13 d 12 d 11 d 10 d 9 d 8 d 7 d 6 d 5 d 4 d 11 d 12 d 13 d 14 d 15 r0 0 r0 1 r0 2 r0 3 r1 0 r1 1 r1 2 r1 3 r2 0 r2 1 r2 2 r2 3 ra 0 ra 1 /v disp r3 0 r3 1 r3 2 / int 0 r3 3 / int 1 r5 0 r5 1 r5 2 r5 3 r6 0 r6 1 r6 2 r6 3 v cc d 10 d 9 d 8 d 7 d 6 d 5 d 4 d 3 d 2 d 1 d 0 gnd osc 2 osc 1 test reset r9 3 r9 2 r9 1 r9 0 r8 3 r8 2 r8 1 r8 0 r7 3 r7 2 r7 1 r7 0 r4 3 r4 2 /so r4 1 /si r4 0 / sck 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 64 63 62 61 60 59 58 57 56 55 54 53 52 20 21 22 23 24 25 26 27 28 29 30 31 32 d 2 d 1 d 0 gnd osc 2 osc 1 test reset r9 3 r9 2 r9 1 r9 0 r8 3 r8 2 r8 1 r8 0 r0 3 r1 0 r1 1 r1 2 r1 3 r2 0 r2 1 r2 2 r2 3 ra 0 ra 1 /v disp r3 0 r3 1 r3 2 / int 0 r3 3 / int 1 r5 0 r0 2 r0 1 r0 0 d 15 d 14 d 13 d 12 d 11 d 10 d 9 d 8 d 7 d 6 d 5 d 4 d 3 r5 1 r5 2 r5 3 r6 0 r6 1 r6 2 r6 3 v cc r4 0 / sck r4 1 /si r4 2 /so r4 3 r7 0 r7 1 r7 2 r7 3 dp-64s dc-64s fp-64b fp-64a 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 top view
hd404019r series 5 block diagram system control instruction decoder sp external interrupt timer b timer a serial inter- face interrupt control 992 4-bit ram b a ca st alu y spy spx x w ra r9 r8 r7 r6 r5 r4 r3 r2 r1 r0 d port d 0 d 1 d 2 d 3 d 4 d 5 d 6 d 7 d 8 d 9 d 10 d 11 d 12 d 13 d 14 d 15 r0 0 r0 1 r0 2 r0 3 r1 0 r1 1 r1 2 r1 3 r2 0 r2 1 r2 2 r2 3 r3 0 r3 1 r3 2 / int 0 r3 3 / int 1 r4 0 / sck r4 1 /si r4 2 /so r4 3 gnd v cc osc 2 osc 1 test reset r3 2 / int 0 r3 3 / int 1 r4 2 /so r4 1 /si r4 0 / sck ra 1 /v disp ra 0 r9 3 r9 2 r9 1 r9 0 r8 3 r8 2 r8 1 r8 0 r7 3 r7 2 r7 1 r7 0 r6 3 r6 2 r6 1 r6 0 r5 3 r5 2 r5 1 r5 0 16,384 10-bit rom pc indicates high- voltage i/o pins
hd404019r series 6 pin functions power supply v cc : apply the power supply voltage to this pin. gnd: connect to ground. v disp : power supply pin (multiplexed with ra 1 ) for high-voltage i/o pins with a maximum voltage of 40 v (v cc ?40 v). for details, see the input/output section. test : for test purposes only. connect it to v cc . reset: resets the mcu. for details, see the reset section. oscillators osc 1 , osc 2 : osc 1 and osc 2 can be connected to a crystal resonator, ceramic resonator or an external oscillator circuit. for details, see the internal oscillator circuit section. ports d 0 to d 15 (d port): an input/output port addressed by bits. these 16 pins are all input/output pins. d 0 to d 3 are standard pins and d 4 to d 15 are high-voltage pins. the circuit type for each pin can be selected using a mask option. for details, see the input/output section. r0 to ra 1 (r ports): r0 to r9 are 4-bit i/o ports. only ra is a 2-bit port. r9 and ra are input ports, and r0 to r8 are i/o ports. r0, r1, r2, and ra are high-voltage ports, and r3 to r9 are standard ports. each pin has a mask option which selects its circuit type. the pins r3 2 , r3 3 , r4 0 , r4 1 , and r4 2 are multiplexed with int 0 , int 1 , sck , si, and so, respectively. for details, see the input/output section. interrupts int 0 , int 1 : external interrupts for the mcu. int 1 can be used as an external event input pin for timer b. int 0 and int 1 are multiplexed with r3 2 and r3 3 , respectively. for details, see the interrupt section. serial interface sck , si, so: the transmit clock i/o pin ( sck ), serial data input pin (si), and serial data output pin (so) are used for serial interface. sck , si, and so are multiplexed with r4 0 , r4 1 , and r4 2 , respectively. for details, see the serial interface section.
hd404019r series 7 memory map rom memory map the mcu contains a 16,384-word 10-bit rom (mask rom or prom). it is described in the following paragraphs and by the rom memory map in figure 1. vector address area ($0000 to $000f): locations $0000 through $000f are reserved for jmpl instructions to branch to the starting address of the initialization program and of the interrupt programs. after reset or an interrupt routine is processed, the program is executed from the vector address. zero-page subroutine area ($0000 to $003f): locations $0000 through $003f are reserved for subroutines. the cal instruction branches to subroutines. pattern area ($0000 to $0fff): locations $0000 through $0fff are reserved for rom data. the p instruction can refer to the rom data as a pattern. program area ($0000 to $3fff): locations from $0000 to $3fff can be used for program code. 0 15 16 63 64 4095 4096 16383 $0000 $0fff $1000 $3fff $0000 $0001 $0002 $0003 $0004 $0005 $0006 $0007 $0008 $0009 $000a $000b $000c $000d $000e $000f jmpl instruction (jump to reset routine) jmpl instruction (jump to int 0 routine) jmpl instruction (jump to int 1 routine) jmpl instruction (jump to timer a routine) jmpl instruction (jump to timer b routine) jmpl instruction (jump to serial routine) vector address zero-page subroutine (64 words) pattern (4096 words) program (16,384 words) $000f $0010 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 $003f $0040 figure 1 rom memory map
hd404019r series 8 ram memory map the mcu also contains a 992-digit 4-bit ram as the data and stack area. in addition to these areas, interrupt control bits and special function registers are also mapped on the ram memory space. the ram memory map (figure 2) is described in the following paragraphs. interrupt control bits area ($000 to $003): the interrupt control bits area (figure 3) is used for interrupt control. it is accessible only by ram bit manipulation instructions. however, the interrupt request flag cannot be set by software. the rsp bit is used only to reset the stack pointer. special function registers area ($004 to $00b): the special function registers are the mode or data registers for the external interrupt, the serial interface, and the timer/counters. these registers are classified into three types: write-only, read-only, and read/write as shown in figure 2. these registers cannot be accessed by ram bit manipulation instructions. data area ($020 to $3bf): the 16 digits, $020 through $02f, of the data area are called memory registers (mr) and are accessible by the lamr and xmra instructions (figure 4). stack area ($3c0 to $3ff): locations $3c0 through $3ff are reserved for lifo stacks to save the contents of the program counter (pc), status flag (st), and carry flag (ca) when subroutine calls (cal instruction, call instruction) or interrupts are processed. this area can be used as a 16-level nesting stack in which one level requires 4 digits. figure 4 shows the save condition. the program counter is restored by the rtn and rtni instructions. the status and carry flags are restored only by the rtni instruction. this area, when not used as a stack, is available as a data area.
hd404019r series 9 ram-mapped registers memory registers (mr) data (928 digits) stack (64 digits) interrupt control bits area port mode register serial mode register serial data register lower serial data register upper timer mode register a timer mode register b (pmr) (smr) (srl) (sru) (tma) (tmb) (tcbl/tlrl) (tcbu/tlru) w w r/w r/w w w r/w r/w not used timer b * *: two registers are mapped on the same address. timer counter b lower (tcbl) timer load register b lower (tlrl) rw timer counter b upper (tcbu) timer load register b upper (tlru) rw r: w: r/w: 10 11 $00a $00b $000 $001 $002 $003 $004 $005 $006 $007 $008 $009 $00a $00b $00c $01f 0 31 32 47 48 959 960 1023 $000 $3bf $3c0 $3ff 0 1 2 3 4 5 6 7 8 9 10 11 12 31 $01f $020 $02f $030 read only write only read/write figure 2 ram memory map
hd404019r series 10 bit 3 bit 2 bit 1 bit 0 0 1 2 3 $000 $001 $002 $003 im0 (im of int 0 ) imta (im of timer a) not used not used if0 (if of int 0 ) ifta (if of timer a) not used not used rsp (reset sp bit) im1 (im of int 1 ) imtb (im of timer b) ims (im of serial) ie (interrupt enable flag) if1 (if of int 1 ) iftb (if of timer b) ifs (if of serial) if: im: ie: sp: interrupt request flag interrupt mask interrupt enable flag stack pointer note: each bit of the interrupt control bit area is set by the sem/semd instruction, reset by the rem/remd instruction, and tested by the tm/tmd instruction. it is not affected by other instructions. furthermore the interrupt request flag is not affected by the sem/semd instruction. the value of the status flag becomes invalid when the unusable bits are tested. figure 3 interrupt control bits area configuration memory registers mr (0) mr (1) mr (2) mr (3) mr (4) mr (5) mr (6) mr (7) mr (8) mr (9) mr (10) mr (11) mr (12) mr (13) mr (14) mr (15) 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 $020 $021 $022 $023 $024 $025 $026 $027 $028 $029 $02a $02b $02c $02d $02e $02f stack area level 16 level 15 level 14 level 13 level 12 level 11 level 10 level 9 level 8 level 7 level 6 level 5 level 4 level 3 level 2 level 1 960 1023 $3c0 $3ff bit 3 bit 2 bit 1 bit 0 st pc 11 pc 10 pc 9 pc 8 pc 7 ca pc 6 pc 5 pc 4 pc 3 pc 2 pc 1 pc 0 1020 1021 1022 1023 $3fc $3fd $3fe $3ff pc 13 pc 12 pc 13 to pc 0 : program counter st: status flag ca: carr y fla g figure 4 configuration of memory registers, stack area, and stack position
hd404019r series 11 functional description registers and flags the mcu has nine registers and two flags for the cpu operations (figure 5). ca carry flag st status flag pc program counter 0 13 stack pointer 0 1 1 1 5 9 sp spy spy register 0 3 spx spx register 0 3 y y register 0 3 x x register 0 3 b b register 0 3 a accumulator 0 3 w w register 0 1 1 0 0 figure 5 registers and flags accumulator (a), b register (b): the 4-bit accumulator and b register hold the results from the arithmetic logic unit (alu), and transfer data to/from memory, i/o, and other registers. w register (w), x register (x), y register (y): the 2-bit w register, and the 4-bit x and y registers indirectly address ram. the y register is also used for d-port addressing. spx register (spx), spy register (spy): the 4-bit registers spx and spy assist the x and y registers, respectively. carry flag (ca): the carry flag (ca) stores the overflow from the alu generated by an arithmetic operation. it is also affected by the sec, rec, rotl, and rotr instructions.
hd404019r series 12 during an interrupt, a carry is pushed onto the stack. it is restored by the rtni instruction, but not by the rtn instruction. status flag (st): the status flag (st) holds the alu overflow, alu non-zero, and the results of a bit test instruction for the arithmetic or compare instructions. it is a branch condition of the br, brl, cal, or call instruction. the value for the status flag remains unchanged until the next arithmetic, compare, or bit test instruction is executed. the status becomes a 1 after the br, brl, cal, or call instruction is either executed or skipped. during an interrupt, the status is pushed onto the stack. it is restored back from the stack by the rtni instruction, but not by the rtn instruction. program counter (pc): the program counter is a 14-bit binary counter which controls the sequence in which the instructions stored in rom are executed. stack pointer (sp): the stack pointer (sp) points to the address of the next stack area (up to 16 levels). the stack pointer is initialized to ram address $3ff. it is decremented by 4 when data is pushed onto the stack, and incremented by 4 when data is restored from it. the stack can only be used up to 16 levels deep because the high-order four bits of the stack pointer are fixed at 1111. the stack pointer is initialized to $3ff by either mcu reset or by the rsp bit reset from the rem/remd instruction.
hd404019r series 13 interrupts five interrupt sources are available on the mcu: external requests ( int 0 , int 1 ), timer/counters (timers a and b), and serial port (serial). for each source, an interrupt request flag (if) interrupt mask (im), and interrupt vector addresses control and maintain the interrupt request. the interrupt enable flag (ie) also controls interrupt operations. interrupt control bits and interrupt processing: the interrupt control bits are mapped on $000 through $003 of the ram space. they are accessible by ram bit manipulation instructions. (the interrupt request flag (if) cannot be set by software.) the interrupt enable flag (ie) and if are cleared to 0, and the interrupt mask (im) is set to 1 by mcu reset. figure 6 is a block diagram of the interrupt control circuit. table 1 shows the interrupt priority and vector addresses, and table 2 shows the interrupt conditions corresponding to each interrupt source. an interrupt request is generated when if is set to 1 and im is 0. if ie is 1 at this time, the interrupt will be activated and vector addresses will be generated from the priority pla corresponding to the interrupt source. table 1 vector addresses and interrupt priority reset/interrupt priority vector addresses reset $0000 int 0 1 $0002 int 1 2 $0004 timer a 3 $0006 timer b 4 $0008 serial 5 $000c table 2 interrupt conditions interrupt source interrupt control bit int 0 int 1 timer a timer b serial ie 11111 if0 im0 10000 if1 im1 * 1000 ifta imta ** 100 iftb imtb *** 10 ifs ims **** 1 note: * indicates don? care
hd404019r series 14 figure 7 shows the interrupt processing sequence, and figure 8 shows the interrupt processing flowchart. if an interrupt is requested, the instruction being executed finishes in the first cycle. the ie is reset in the second cycle. in the second and third cycles, the carry flag, status flag, and program counter are pushed onto the stack. in the third cycle, the instruction is re-executed after jumping to the vector address. at each vector address, program the jmpl instruction to branch to the starting address of the interrupt program. the if which caused the interrupt must be reset by software in the interrupt program. $000,0 ie $000,2 if0 $000,3 im0 $001,0 if1 $001,1 im1 $001,2 ifta $001,3 imta $002,0 iftb $002,1 imtb $003,0 ifs $003,1 ims note: $m, n is ram address $m, bit number n. vector address sequence control ?push pc/ca/st ?reset ie ?jump to vector address priority control logic figure 6 interrupt control circuit block diagram
hd404019r series 15 instruction cycles 123456 instruction execution * ie reset interrupt acceptance execution of jmpl instruction at vector address execution of instruction at start address of interrupt routine vector address generation note: * the stack is accessed and the ie reset after the instruction is executed, even if it is a two-cycle instruction. stacking figure 7 interrupt processing sequence
hd404019r series 16 yes no (serial interrupt) yes no yes pc ? $0002 pc ? $0004 pc ? $0006 pc ? $0008 ie ? 0 int 0 interrupt? timer a interrupt? no accept interrupt power on ie = 1? pc ? (pc) + 1 execute instruction interrupt request? yes no yes no reset = 1? reset mcu yes no yes pc ? $000c timer b interrupt? no int 1 interrupt? stack ? (pc) stack ? (ca) stack ? (st) figure 8 interrupt processing flowchart
hd404019r series 17 interrupt enable flag (ie: $000, bit 0): the interrupt enable flag enables/disables interrupt requests as shown in table 3. it is reset by an interrupt and set by the rtni instruction. table 3 interrupt enable flag ie interrupt enable/disable 0 disabled 1 enabled external interrupts ( int 0 , int 1 ): the external interrupt request inputs ( int 0 , int 1 ) can be selected by the port mode register (pmr: $004). setting bit 3 and bit 2 of pmr causes the r3 3 / int 1 and r3 2 / int 0 pins to be used as int 1 and int 0 , respectively. the external interrupt request flags (if0, if1) are set at the falling edge of the int 0 and int 1 inputs. (refer to table 4.) the int 1 input can be used as a clock signal input to timer b in which timer b counts up at each falling edge of the int 1 input. when int 1 is used as the timer b external event input, the external interrupt mask (im1) has to be set so that the interrupt request by int 1 will not be accepted. (refer to table 5.) table 4 external interrupt request flags if0, if1 interrupt request 0no 1 yes table 5 external interrupt masks im0, im1 interrupt request 0 enabled 1 disabled (masked) external interrupt request flags (if0: $000, bit 2; if1: $001, bit 0): the external interrupt request flags (if0, if1) are set at the falling edge of the int 0 and int 1 inputs, respectively. external interrupt masks (im0: $000, bit 3; im1: $001, bit 1): the external interrupt masks mask the external interrupt requests. port mode register (pmr: $004): the port mode register is a 4-bit write-only register which controls the r3 2 / int 0 pin, r3 3 / int 1 pin, r4 1 /si pin, and r4 2 /so pin as shown in table 6. the port mode register will be initialized to $0 by mcu reset. these pins are therefore initially used as ports.
hd404019r series 18 table 6 port mode register pmr3 r3 3 / int 1 pin 0 used as r3 3 port input/output pin 1 used as int 1 input pin pmr2 r3 2 / int 0 pin 0 used as r3 2 port input/output pin 1 used as int 0 input pin pmr1 r4 1 /si pin 0 used as r4 1 port input/output pin 1 used as si input pin pmr0 r4 2 /so pin 0 used as r4 2 port input/output pin 1 used as so output pin
hd404019r series 19 serial interface the serial interface is used to transmit/receive 8-bit data serially. it consists of the serial data register, the serial mode register, the octal counter, and the multiplexer as illustrated in figure 9. pin r4 0 / sck and the transmit clock signal are controlled by the serial mode register. the contents of the serial data register can be written into or read out by software. the data in the serial data register can be shifted synchronously with the transmit clock signal. the sts instruction initiates serial interface operations and resets the octal counter to $0. the counter starts to count at the falling edge of the transmit clock ( sck ) signal and increments by one at the rising edge of sck . when the octal counter is reset to $0 after eight transmit clock signals, or a transmit/receive operation is discontinued, the serial interrupt request flag will be set. system clock prescaler (11 bits) serial mpx ? 2 mpx smr (4 bits) serial mode register r4 0 / sck port sck oc (3 bits) octal counter ifs srof serial interface interrupt request flag internal bus line (s1) ? ? ? ? ? ? sr (8 bits) serial data register 4 2 3 44 sck sck 2 8 32 128 512 2048 4 pmr (4 bits) port mode register r4 1 /si port si so r4 2 /so port 44 internal bus line (s2) internal bus-line (s2) figure 9 serial interface block diagram serial mode register (smr: $005): the 4-bit write-only serial mode register controls the r4 0 / sck pin, prescaler divide ratio, and transmit clock source as shown in table 7. the write signal to the serial mode register controls the operating state of the serial interface. the write signal to the serial mode register stops the serial data register and octal counter from accepting the transmit clock, and it also resets the octal counter to $0 simultaneously. therefore, when the serial interface is in the transfer state, the write signal causes the serial mode register to cease the data transmit and to set the serial interrupt request flag.
hd404019r series 20 the contents of the serial mode register will be changed on the second instruction cycle after the serial mode register has been written to. therefore, the sts instruction must be executed after the data in the serial mode register has been changed completely. the serial mode register will be reset to $0 by mcu reset. table 7 serial mode register smr3 r4 0 / sck 0 used as r4 0 port input/output pin 1 used as sck input/output pin transmit clock smr2 smr1 smr0 r4 0 / sck port clock source prescaler divide ratio system clock divide ratio 000 sck output prescaler ? 2048 ? 4096 1 sck output prescaler ? 512 ? 1024 10 sck output prescaler ? 128 ? 256 1 sck output prescaler ? 32 ? 64 100 sck output prescaler ? 8 ? 16 1 sck output prescaler ? 2 ? 4 10 sck output system clock ? 1 1 sck input external clock serial data register (srl: $006, sru: $007): the 8-bit read/write serial data register consists of a low- order digit (srl: $006) and a high-order digit (sru: $007). the data in the serial data register is output from the so pin, from lsb to msb, synchronously with the falling edge of the transmit clock signal. at the same time, external data is input from the si pin to the serial data register, msb first, synchronously with the rising edge of the transmit clock. figure 10 shows the i/o timing chart of the transmit clock signal and the data. the read/write operations of the serial data register should be performed after the completion of data transmit/receive. otherwise the data may not be guaranteed. lsb msb 12345678 transmit clock serial output data serial input data latch timing figure 10 serial interface i/o timing
hd404019r series 21 serial interrupt request flag (ifs: $003, bit 0): the serial interrupt request flag will be set when the octal counter counts eight transmit clock signals, or when data transfer is discontinued by resetting the octal counter. refer to table 8. table 8 serial interrupt request flag ifs interrupt request 0no 1 yes serial interrupt mask (ims: $003, bit 1): the serial interrupt mask masks the interrupt request. refer to table 9. table 9 serial interrupt mask ims interrupt request 0 enabled 1 disabled (masked) selection and change of the operation mode: table 10 shows the serial interface operation modes which are determined by a combination of the value in the port mode register and in the serial mode register. initialize the serial interface by a write signal to the serial mode register when the operation mode has changed. table 10 serial interface operation mode smr3 pmr1 pmr0 serial interface operating mode 1 0 0 clock continuous output mode 1 transmit mode 1 0 receive mode 1 transmit/receive mode operating state of serial interface: the serial interface has three operating states: the sts waiting state, transmit clock wait state, and transfer state, as shown in figure 11. the sts waiting state is the initialization state of the serial interface. the serial interface enters this state in one of two ways: either by the operation mode changing through a change in the data in the port mode register, or by data being written into the serial mode register. in this state, the serial interface does not operate even if the transmit clock is applied. if the sts instruction is executed, the serial interface shifts to the transmit clock wait state.
hd404019r series 22 in the transmit clock wait state the falling edge of the first transmit clock causes the serial interface to shift to the transfer state. the octal counter then counts up and the serial data register shifts simultaneously. as an exception, if the clock continuous output mode is selected, the serial interface stays in the transmit clock wait state while the transmit clock outputs continuously. the octal counter becomes 000 again after 8 transmit clocks or the execution of the sts instruction, so the serial interface returns to the transmit clock wait state and the serial interrupt request flag is set simultaneously. when the internal transmit clock is selected, the transmit clock output is triggered by the execution of the sts instruction, and stops after 8 clocks. transmit clock wait state (octal counter = 000) transmit clock 8 transmit clocks, sts instruction (ifs ? 1) sts waiting state octal counter = 000 transmit clock disable change pmr write to smr (ifs ? 1) sts instruction change pmr write to smr * * * change pmr means the operation mode changes as shown below. clock continuous output mode ? transmit mode ? receive mode ? transmit/receive mode transfer state (octal counter 000) 1 note: figure 11 serial interface operation state transmit clock error detection example: the serial interface functions abnormally when the transmit clock is disturbed by external noise. transmit clock errors can be detected by the procedure shown in figure 12. if more than 8 transmit clocks occur in the transfer state, the state of the serial interface shifts as follows: transfer state, transmit clock wait state, and transfer state. the serial interrupt flag should be reset before entering into the sts state by writing data to smr. this procedure sets the ifs again.
hd404019r series 23 transmit/receive (ifs ? 1) interrupt disable ifs ? 0 write to smr ifs = 1? normal end transmit clock error processing yes no figure 12 transmit clock error detection example
hd404019r series 24 timers the mcu contains a prescaler and two timer/counters (timers a and b). see figure 13. the prescaler is an 11-bit binary counter, timer a an 8-bit free-running timer, and timer b is an 8-bit auto-reload timer/event counter. timer mode register b int 1 tbof cpta taof 4 interrupt request flag of timer b interrupt request flag of timer a timer mode register a 4 44 3 3 cptb ? 2 ? 4 ? 8 ? 32 ? 128 ? 512 ? 1024 ? 2048 ? 2 ? 4 ? 8 ? 32 ? 128 ? 512 ? 2048 internal bus line (s1) tmb (4 bits) timer b mpx prescaler (11 bits) timer a mpx tl (4 bits) timer latch register tcb (8 bits) timer counter b tlr (8 bits) timer load register b internal bus line (s2) system clock ifta iftb tca (8 bits) timer counter a tma (3 bits) figure 13 timer/counter block diagram prescaler: the input to the prescaler is the system clock signal. the prescaler is initialized to $0000 by mcu reset, and it starts to count up with the system clock signal as soon as reset input goes to logic 0. the prescaler keeps counting up except at mcu reset and stop mode. the prescaler provides clock signals to timer a, timer b, and the serial interface. the prescaler divide ratio is selected by timer mode register a (tma), timer mode register b (tmb), or the serial mode register (smr). timer a operation: after timer a is initialized to $00 by mcu reset, it counts up at every clock input signal. when the next clock signal is applied after timer a becomes $ff, it generates an overflow and becomes $00. this overflow causes the timer a interrupt request flag (ifta: $001, bit 2) to go to 1. this timer can function as an interval timer periodically generating overflow output at every 256th clock signal input. the clock input signals to timer a are selected by timer mode register a (tma: $008). timer b operation: timer mode register b (tmb: $009) selects the auto-reload function, input clock source, and the prescaler divide ratio of timer b. when the external event input is used as an input clock signal to timer b, select r3 3 / int 1 as int 1 and set the external interrupt mask (im1) to prevent an external interrupt request from occurring.
hd404019r series 25 timer b is initialized according to the data written into timer load register b by software. timer b counts up at every clock input signal. when the next clock signal is applied to timer b after it is set to $ff, it will generate an overflow output. in this case, if the autoreload function is selected, timer b is initialized according to the value of timer load register b. if it is not selected, timer b goes to $00. the timer b interrupt request flag (iftb: $002, bit 0) will be set at this overflow output. timer mode register a (tma: $008): timer mode register a is a 3-bit write-only register. the tma controls the prescaler divide ratio of timer a clock input as shown in table 11. timer mode register a is initialized to $0 by mcu reset. table 11 timer mode register a tma2 tma1 tma0 prescaler divide ratio 000 ? 2048 1 ? 1024 10 ? 512 1 ? 128 100 ? 32 1 ? 8 10 ? 4 1 ? 2 timer mode register b (tmb: $009): timer mode register b (tmb) is a 4-bit write-only register which selects the auto-reload function, the prescaler divide ratio, and the source of the clock input signal, as shown in table 12. timer mode register b is initialized to $0 by mcu reset. the operation mode of timer b changes at the second instruction cycle after timer mode register b is written to. timer b should be initialized by writing data into timer load register b after the contents of tmb are changed. the configuration and function of timer mode register b is shown in figure 14. table 12 timer mode register b tmb3 auto-reload function 0no 1 yes
hd404019r series 26 tmb2 tmb1 tmb0 prescaler divide ratio, clock input source 000 ? 2048 1 ? 512 10 ? 128 1 ? 32 100 ? 8 1 ? 4 10 ? 2 1 int 1 (external event input) transmit clock selection r4 0 / sck pin mode selection smr3 smr: $005 smr2 smr1 smr0 r4 2 /so pin mode selection r4 1 /si pin mode selection r3 2 / int 0 pin mode selection r3 3 / int 1 pin mode selection pmr3 pmr: $004 pmr2 pmr1 pmr0 timer b input clock selection auto-reload function selection tmb3 tmb: $009 tmb2 tmb1 tmb0 tma: $008 tma2 tma1 tma0 timer a input clock selection figure 14 mode register configuration and function timer b (tcbl: $00a, tcbu: $00b, tlrl: $00a, tlru: $00b): timer b consists of an 8-bit write- only timer load register, and an 8-bit read-only timer counter. each of them has a low-order digit (tcbl: $00a, tlrl: $00a) and a high-order digit (tcbu: $00b, tlru: $00b). (refer to figure 2.) timer counter b can be initialized by writing data into timer load register b. write the low-order digit first, and then the high-order digit. the timer counter is initialized when the high-order digit is written. the timer load register is initialized to $00 by the mcu reset.
hd404019r series 27 the counter value of timer b can be obtained by reading timer counter b. in this case, read the high-order digit first, and then the low-order digit. the count value of the low-order digit is latched at the time when the high-order digit is read. timer a interrupt request flag (ifta: $001, bit 2): the timer a interrupt request flag is set by the overflow output of timer a (table 13). table 13 timer a interrupt request flag ifta interrupt request 0no 1 yes timer a interrupt mask (imta: $001, bit 3): the timer a interrupt mask prevents an interrupt request from being generated by the timer a interrupt request flag (table 14). table 14 timer a interrupt mask imta interrupt request 0 enabled 1 disabled (masked) timer b interrupt request flag (iftb: $002, bit 0): the timer b interrupt request flag is set by the overflow output of timer b (table 15). table 15 timer b interrupt request flag iftb interrupt request 0no 1 yes timer b interrupt mask (imtb: $002, bit 1): the timer b interrupt mask prevents an interrupt request from being generated by the timer b interrupt request flag (table 16). table 16 timer b interrupt mask imtb interrupt request 0 enabled 1 disabled (masked)
hd404019r series 28 input/output the mcu has 58 i/o pins, 32 standard and 26 high voltage. one of three circuit types can be selected by the mask option for each standard pin: cmos, with pull-up mos, and without pull-up mos (nmos open drain); and one of two circuit types can be selected for each high-voltage pin: with pull-down mos and without pull-down mos (pmos open drain). since the pull-down mos is connected to the internal v disp line, the ra 1 /v disp pin must be selected as v disp via the mask option when the option with pull-down mos is selected for at least one high-voltage pin. see table 17 for i/o pin circuit types. when every input/output pin is used as an input pin, the mask option and output data must be selected in the manner specified in table 18. output circuit operation of with pull-up mos standard pins: in the standard pin option with pull-up mos, the circuit shown in figure 15 is used to shorten the rise time of the output. when the mcu executes an output instruction, it generates a write pulse to the r port addressed by this instruction. this pulse will switch the pmos (b) on and shorten the rise time. the write pulse keeps the pmos in the on state for one-eighth of the instruction cycle time. while the write pulse is 0, a high output level is maintained by the pull-up mos (c). when the hlt signal becomes 0 in the stop mode, mos (a), (b), and (c) turn off. d port: i/o port d has 16 discrete i/o pins, each of which can be addressed independently. it can be set/reset through the sed/red and sedd/redd instructions, and can be tested through the td and tdd instructions. see tables 17 and 18 for the classification of standard pin, high-voltage pin, and the i/o pin circuit types. r ports: the eleven r ports are composed of 36 i/o pins and 6 input-only pins. data is input through the lar and lbr instructions and output through the lra and lrb instructions. the mcu will not be affected by writing into the input-only and/or non-existing ports, while invalid data will be read when the output-only and/or non-existing ports are read. the r3 2 , r3 3 , r4 0 , r4 1 , and r4 2 pins are multiplexed with the int 0 , int 1 , sc k , si, and so pins, respectively. see tables 17 and 18 for the classification of standard pins, high-voltage pins and selectable circuit types of these i/o pins. unused i/o pins: if unused i/o pins are left floating, the lsi may malfunction because of noise. the i/o pins should be fixed as follows to prevent malfunction. high-voltage pins: select without pull-down mos (pmos open drain) via the mask option and connect to v cc on the printed circuit board. standard pins: select without pull-up mos (nmos open drain) via the mask option and connect to gnd on the printed circuit board. r4 0 / sck and r4 2 /so should be used as r4 0 and r4 2 by the serial mode register and port mode register, respectively.
hd404019r series 29 table 17 i/o pin circuit types standard pins without pull-up mos (nmos open drain) (a) with pull-up mos (b) cmos (c) applicable pins i/o common pins output data hlt hlt input data output data hlt v cc input data hlt v cc write pulse output data hlt v cc input data hlt d 0 ? 3 , r3 0 ?3 3 , r4 0 ?4 3 , r5 0 ?5 3 , r6 0 ?6 3 , r7 0 ?7 3 , r8 0 ?8 3 input pins hlt input data hlt input data hlt v cc ?9 0 ?9 3 high voltage pins without pull-down mos (pmos open drain) (d) with pull-up mos (e) applicable pins i/o common pins v cc hlt hlt output data input data v cc hlt hlt output data input data v cc v disp d 4 ? 15 , r0 0 ?0 3 , r1 0 ?1 3 , r2 0 ?2 3 input pins hlt input data hlt input data v cc v disp ra 0 input pins hlt input data ?a 1
hd404019r series 30 standard pins without pull-up mos (nmos open drain) or cmos (a or c) with pull-up mos (b) applicable pins i/o common pins internal sc k v cc sck hlt + mode select hlt internal sck v cc sck v cc hlt + mode select hlt sck * (output mode) output pins so v cc hlt v cc v cc so hlt so input pins input data hlt input data hlt int 0 , int 1 si, sck (input mode) notes: in the stop mode, hlt is 0, hlt is 1 and i/o pins are in high impedance. * if the mcu is interrupted by the serial interface in the external clock input mode, the sck terminal becomes input only. table 18 data input from common input/output pins i/o pin circuit type input possible input pin state standard pins cmos no without pull-up mos (nmos open drain) yes 1 with pull-up mos yes 1 high voltage pins without pull-down mos (pmos open drain) yes 0 with pull-down mos yes 0
hd404019r series 31 mos buffer a b c on-resistance value approximately 250 w approximately 1 k w approximately 30 k w to 160 k w (v cc = 5 v) write pulse (output instruction) hlt data pmos (b) nmos (a) pull-up mos (c) 1 instruction cycle output instruction execution write pulse v cc v cc figure 15 output circuit operation of with pull-up mos standard pins
hd404019r series 32 reset pulling the reset pin high resets the mcu. at power-on or when cancelling the stop mode, the reset must satisfy t rc for the oscillator to stabilize. in all other cases, at least two instruction cycles are required for the mcu to be reset. table 19 shows the components initialized by mcu reset, and the status of each. table 19 initial values after mcu reset item initial value by mcu reset contents program counter (pc) $0000 execute program from the top of rom address status flag (st) 1 enable branching with conditional branch instructions stack pointer (sp) $3ff stack level is 0 i/o pins, output register standard pins (a) without pull-up mos 1 enable to input (b) with pull-up mos 1 enable to input (c) cmos 1 high-voltage pins (d) without pull- down mos 0 enable to input (e) with pull- down mos 0 enable to input interrupt flags interrupt enable flag (ie) 0 inhibit all interrupts interrupt request flag (if) 0 no interrupt request interrupt mask (im) 1 mask interrupt request mode registers port mode register (pmr) 0000 see port mode register section serial mode register (smr) 0000 see serial mode register section timer mode register a (tma) 000 see timer mode register a section timer mode register b (tmb) 0000 see timer mode register b section timer/counters prescaler $000 timer counter a (tca) $00 timer counter b (tcb) $00 timer load register (tlr) $00 octal counter 000
hd404019r series 33 item after mcu reset to recover from stop mode after mcu reset to recover from other modes carry flag (ca) the contents of the items before mcu reset are not retained. it is necessary to initialize them by software. the contents of the items before mcu reset are not retained. it is necessary to initialize them by software. accumulator (a) b register (b) w register (w) x/spx register (x/spx) y/spy register (y/spy) serial data register (sr) ram the contents of ram before mcu reset (just before stop instruction) are retained same as above for ram internal oscillator circuit figure 16 outlines the internal oscillator circuit. a crystal oscillator or ceramic oscillator can be selected as the oscillator type. refer to table 20 to select the oscillator type. in addition, see figure 17 for the layout of the crystal or ceramic oscillator. osc 2 1/4 divider circuit timing generator circuit osc 1 oscillator system clock figure 16 internal oscillator circuit d 0 gnd osc 2 osc 1 test reset figure 17 layout of crystal or ceramic oscillator
hd404019r series 34 table 20 examples of oscillator circuits circuit configuration circuit constants external clock operation (osc 1 , osc 2 ) osc 1 open osc 2 oscillator ceramic oscillator (osc 1 , osc 2 ) osc 1 c 1 c 2 osc 2 r f gnd ceramic oscillator ceramic oscillator csa4.00mg (murata) r f : 1 m w 20% c 1 : 30 pf 20% c 2 : 30 pf 20% crystal oscillator (osc 1 , osc 2 ) at-cut parallel resonance crystal c 0 l c 1 r s osc 2 osc 1 osc 1 c 1 c 2 osc 2 r f gnd crystal r f : 1 m w 20% c 1 : 10 pf to 22 pf 20% c 2 : 10 pf to 22 pf 20% crystal: equivalent circuit shown at bottom left c o : 7 pf max. r s : 100 w max. f: 1.0 mhz to 4.5 mhz notes: 1. the circuit parameters written above are recommended by the crystal or ceramic oscillator manufacturer. the circuit parameters are affected by the crystal, ceramic resonator, and the floating capacitance when designing the board. when using the resonator, consult with the crystal or ceramic oscillator manufacturer to determine the circuit parameters. 2. wiring among osc 1 , osc 2 , and other elements should be as short as possible, and avoid crossing other wires. refer to the recommended layout of the crystal and ceramic oscillator. refer to figure 17.
hd404019r series 35 operating modes the mcu has two low-power dissipation modes, standby mode and stop mode (table 21). figure 18 is a mode transition diagram for these modes. standby mode: executing the sby instruction puts the mcu into standby mode. in standby mode, the oscillator circuit is active, and the interrupts, timer/counters, and serial interface remain working. on the other hand, the cpu stops since the clock related to the instruction execution stops. registers, ram, and i/o pins retain the states they were in just before the mcu went into standby mode. table 21 low-power dissipation modes condition standby mode stop mode instruction sby instruction stop instruction oscillator circuit active stopped instruction execution stopped stopped registers, flags retained reset * 1 interrupt function active stopped ram retained retained input/output pins retained * 2 high impedance timer/counters, serial interface active stopped cancellation method reset input, interrupt request reset input notes: 1. the mcu recovers from the stop mode by reset input. refer to table 19 for the contents of flags and registers. 2. when i/o circuits are active, an i/o current may flow in the standby mode, depending on the state of the i/o pins. this is an additional current added to the standby mode current dissipation. standby mode stop mode active mode reset sby instruction reset = 1 interrupt request reset = 1 reset = 0 reset = 1 stop instruction figure 18 mcu operating mode transition
hd404019r series 36 standby mode may be cancelled by inputting reset or by asserting an interrupt request. in the former case the mcu is reset. in the later case, the mcu becomes active and executes the next instruction following the sby instruction. if the interrupt enable flag is 1 when an interrupt request is asserted, the interrupt is executed, while if it is 0, the interrupt request is put on hold and normal instruction execution continues. figure 19 shows the flowchart of the standby mode. standby oscillator: active peripheral clocks: active all other clocks: stop reset = 1? no yes restart processor clocks reset mcu execute instruction accept interrupt restart processor clocks yes yes yes no no yes yes no no yes yes no no yes yes no no if0 = 1? im0 = 0? if1 = 1? im1 = 0? ifta = 1? imta = 0? iftb = 1? ie = 1? no ifs = 1? ims = 0? yes yes no no imtb = 0? execute next instruction (active mode) figure 19 mcu operating flowchart in standby mode
hd404019r series 37 stop mode: executing the stop instruction brings the mcu into stop mode, in which the oscillator circuit and every function of the mcu stop. the stop mode may be cancelled by resetting the mcu. at this time, as shown in figure 20, reset input must be applied for at least t rc for oscillation to be stabilized. (refer to the ac characteristics table.) after the stop mode is cancelled, ram retains the state it was in just before the mcu went into stop mode, but the accumulator, b register, w register, x/spx registers, y/spy registers, carry flag, and serial data register will not retain their contents. oscillator internal clock reset stop mode stop instruction execution t res 3 t rc (stabilization time) t res figure 20 timing of stop mode cancellation
hd404019r series 38 prom mode pin description table 22 describes the pin functions in prom mode. table 22 prom mode signals pin number mcu mode prom mode dc-64s, dp-64s fp-64b fp-64a symbol i/o symbol i/o 1 5957d 11 i/o v cc 2 6058d 12 i/o 3 6159d 13 i/o 4 6260d 14 i/o 5 6361d 15 i/o 6 6462r0 0 i/o a 1 i 7 1 63 r0 1 i/o a 2 i 8 2 64 r0 2 i/o a 3 i 931r0 3 i/o a 4 i 1042r1 0 i/o a 5 i 1153r1 1 i/o a 6 i 1264r1 2 i/o a 7 i 1375r1 3 i/o a 8 i 1486r2 0 i/o a 0 i 1597r2 1 i/o a 10 i 16 10 8 r2 2 i/o a 11 i 17 11 9 r2 3 i/o a 12 i 18 12 10 ra 0 iv cc 19 13 11 ra 1 /v disp i 20 14 12 r3 0 i/o a 13 i 21 15 13 r3 1 i/o a 14 i 22 16 14 r3 2 / int 0 i/o 23 17 15 r3 3 / int 1 i/o 24 18 16 r5 0 i/o 25 19 17 r5 1 i/o 26 20 18 r5 2 i/o 27 21 19 r5 3 i/o 28 22 20 r6 0 i/o 29 23 21 r6 1 i/o
hd404019r series 39 pin number mcu mode prom mode dc-64s, dp-64s fp-64b fp-64a symbol i/o symbol i/o 30 24 22 r6 2 i/o 31 25 23 r6 3 i/o 32 26 24 v cc v cc 33 27 25 r4 0 / sck i/o o 4 i/o 34 28 26 r4 1 /si i/o o 5 i/o 35 29 27 r4 2 /so i/o o 6 i/o 36 30 28 r4 3 i/o o 7 i/o 37 31 29 r7 0 i/o ce i 38 32 30 r7 1 i/o oe i 39 33 31 r7 2 i/o 40 34 32 r7 3 i/o o 4 i/o 41 35 33 r8 0 i/o o 3 i/o 42 36 34 r8 1 i/o o 2 i/o 43 37 35 r8 2 i/o o 1 i/o 44 38 36 r8 3 i/o o 0 i/o 45 39 37 r9 0 iv pp 46 40 38 r9 1 ia 9 i 47 41 39 r9 2 i m 0 i 48 42 40 r9 3 i m 1 i 49 43 41 reset i reset i 50 44 42 test i test i 51 45 43 osc 1 i 52 46 44 osc 2 53 47 45 gnd gnd 54 48 46 d 0 i/o o 0 i/o 55 49 47 d 1 i/o o 1 i/o 56 50 48 d 2 i/o o 2 i/o 57 51 49 d 3 i/o o 3 i/o 58 52 50 d 4 i/o 59 53 51 d 5 i/o
hd404019r series 40 pin number mcu mode prom mode dc-64s, dp-64s fp-64b fp-64a symbol i/o symbol i/o 60 54 52 d 6 i/o 61 55 53 d 7 i/o 62 56 54 d 8 i/o 63 57 55 d 9 i/o 64 58 56 d 10 i/o v cc notes: 1. i/o: input/output pins i: input pins o: output pins 2. connect each pair of o 4 , o 3 , o 2 , o 1 , and o 0 . hitachi supplies the socket adapter on which these pairs are internally connected.
hd404019r series 41 programmable rom operation the on-chip prom of hd4074019 and hd407l4019 are programmed in prom mode. the prom mode is set by pulling test , m 0 , and m 1 low, and reset high as shown in figure 21. in prom mode, the mcu does not operate. it can be programmed like a standard 27256 eprom using a standard prom programmer and a 64-to-28-pin socket adapter. table 24 lists the recommended prom programmers and socket adapters. since the instruction of the hmcs400 series consists of 10 bits, the hmcs400-series microcom puter incorporates a conversion circuit used as a general-purpose prom programmer. by this circuit, an instruction is read or programmed using 2 addresses, the low-order 5 bits and the high-order 5 bits. for example, if 8 kwords of an on-chip prom are programmed by a general purpose prom programmer, 16 kbytes of addresses ($0000 to $3fff) should be specified. programming and verification the hd4074019 and hd407l4019 can be programmed at high-speed without causing voltage stress or affecting data reliability. table 23 shows how programming and verification modes are selected. erasing proms with ceramic window packages can be erased by ultraviolet light. all erased bits become 1s. the erasing specifications are as follows: ultraviolet (uv) light with wavelength 2537 ? with a minimum irradiation of 15 w sec/cm 2 . these conditions are satisfied by exposing the lsi to a 12,000- m w/cm 2 uv source for 15 to 20 minutes at a distance of 1 inch. precautions 1. addresses $0000 to $7fff should be specified if the prom is programmed by a prom programmer. note that the plastic package type cannot be erased and reprogrammed. (only ceramic window packages can be erased and reprogrammed.) 2. make sure that the prom programmer, socket adapter, and lsi match properly. using the wrong programmer for the socket adapter may cause an overvoltage and damage the lsi. make sure that the lsi is firmly fixed in the socket adapter, and that the socket adapter is firmly fixed to the programmer. 3. the prom should be programmed with v pp = 12.5 v. other proms use 21 v. if 21 v is applied to the hd4074019 and hd407l4019, the lsi may be permanently damaged. 12.5 v is the voltage for v pp of intel? 27256.
hd404019r series 42 table 23 prom modes selection pin mode ce oe v pp o 0 to o 7 programming low high v pp data input verify high low v pp data output programming inhibited high high v pp high impedance table 24 recommended prom programmers and socket adapters prom programmer * socket adapter maker type name package type type name maker data i/o 280 dp-64s hs409ess11h hitachi 201 dc-64s 29b + unipak2b fp-64b hs409esf01h s22 fp-64a hs409esh01h aval data corp. pkw-1000 dp-64s hs409ess21h hitachi pkw-1100 dc-64s pkw-1600 fp-64b hs409esf01h pkw-3100 fp-64a hs409esh01h note: * since the address pins of the hd4074019 and hd407l4019 are high voltage pins, errors may occur in device insertion tests if a prom programmer other than those listed above is used.
hd404019r series 43 data o 0 to o 7 address a 0 to a 14 ce oe ce oe o 0 to o 7 a 0 to a 14 v cc reset test m 0 m 1 v cc v pp r9 0 /v pp gnd v cc figure 21 prom mode function diagram
hd404019r series 44 addressing modes ram addressing modes as shown in figure 22, the mcu has three ram addressing modes: register indirect addressing, direct addressing, and memory register addressing. x register y register w 13 x 2 x 1 x 0 y 3 y 2 y 1 y 0 ap 7 ap 5 6 ap 3 ap 4 ap 1 ap 2 ap 0 ap ram address register indirect addressing instruction 1st word opcode instruction 2nd word d 9 d 8 d 7 d 6 d 5 d 4 d 3 d 2 d 1 d 0 ap 7 ap 5 6 ap 3 ap 4 ap 1 ap 2 ap 0 ap ram address direct addressing instruction opcode m 3 m 2 m 1 m 0 0010 ap 7 ap 5 6 ap 3 ap 4 ap 1 ap 2 ap 0 ap ram address memory register addressing ap 8 ap 9 x w 0 w register ap 8 ap 9 ap 8 ap 9 0 0 figure 22 ram addressing modes register indirect addressing mode: the w register, x register, and y register contents (10 bits) are used as the ram address. direct addressing mode: a direct addressing instruction consists of two words, with the word (10 bits) following the opcode used as the ram address. memory register addressing mode: the memory registers (16 digits from $020 to $02f) are accessed by executing the lamr and xmra instructions.
hd404019r series 45 rom addressing modes and the p instruction the mcu has four kinds of rom addressing modes as shown in figure 23. 00 00 0 0 instruction 2nd word instruction 1st word [jmpl] [brl] [call] opcode p 3 p 2 p 1 p 0 d 9 d 8 d 7 d 6 d 5 d 4 d 3 d 2 d 1 d 0 11 pc 10 9 pc 8 pc 7 pc 6 pc 5 pc 4 pc 3 pc 2 pc 1 pc 0 pc program counter direct addressing instruction b 7 b 6 b 5 b 4 b 3 b 2 b 1 b 0 opcode [br] pc 11 pc 10 9 pc 8 pc 7 pc 6 pc 5 pc 4 pc 3 pc 2 pc 1 pc 0 pc program counter current page addressing instruction a 5 a 4 a 3 a 2 a 1 a 0 opcode [cal] pc 11 pc 10 9 pc 8 pc 7 pc 6 pc 5 pc 4 pc 3 pc 2 pc 1 pc 0 pc zero page addressing instruction b register accumulator a 3 a 2 a 1 a 0 b 3 b 2 b 1 b 0 p 3 p 2 p 1 p 0 opcode [tbr] pc 11 pc 10 9 pc 8 pc 7 pc 6 pc 5 pc 4 pc 3 pc 2 pc 1 pc 0 pc program counter table data addressing pc 13 pc 12 pc 13 pc 12 pc 13 pc 12 pc 0 0 pc 13 pc 12 0 0 program counter figure 23 rom addressing modes
hd404019r series 46 direct addressing mode: the program can branch to any address in rom memory space by executing the jmpl, brl, or call instruction. these instructions replace the 14 program counter bits (pc 13 to pc 0 ) with 14-bit immediate data. current page addressing mode: the mcu has 8 pages of rom with 256 words per page. by executing the br instruction, the program can branch to an address on the current page. this instruction replaces the low-order eight bits of the program counter (pc 7 to pc 0 ) with 8-bit immediate data. when the br instruction is on a page boundary (256n + 255) (figure 24), executing it transfers the pc contents to the next page, due to the hardware architecture. consequently, the program branches to the next page when the br instruction is used on a page boundary. the hmcs400-series cross macroassembler has an automatic paging facility for rom pages. zero-page addressing mode: by executing the cal instruction, the program can branch to the zero-page subroutine area, which is located at $0000 to $003f. when the cal instruction is executed, 6 bits of immediate data are placed in the low-order six bits of the program counter (pc 5 to pc 0 ) and 0s are placed in the high-order eight bits (pc 13 to pc 6 ). table data addressing mode: by executing the tbr instruction, the program can branch to the address determined by the contents of the 4-bit immediate data, accumulator, and b register. p instruction: rom data addressed by table data addressing can be referenced by the p instruction (figure 25). when bit 8 in the referred rom data is 1, 8 bits of rom data are written into the accumulator and b register. when bit 9 is 1, 8 bits of rom data are written into the r1 and r2 port output registers. when both bits 8 and 9 are 1, rom data are written into the accumulator and b register, and also to the r1 and r2 port output registers at the same time. the p instruction has no effect on the program counter.
hd404019r series 47 br aaa aaa nop br aaa br bbb bbb nop 256(n ?1) + 255 256n 256n + 254 256n + 255 256(n + 1) figure 24 br instruction branch destination on a page boundary
hd404019r series 48 instruction p 3 p 2 p 1 p 0 opcode [p] b register accumulator a 1 a 0 a 2 a 3 b 1 b 0 b 2 b 3 ra 0 ra 1 ra 2 ra 3 ra 4 ra 5 ra 6 ra 7 ra 8 ra 9 ra 10 ra 11 referred rom address ro 0 3 4 5 6 7 8 9 ro ro ro ro ro ro ro ro ro 1 2 rom data a 0 a 1 a 2 a 3 b 0 b 1 b 2 b 3 accumulator, b register ro 0 3 4 5 6 7 8 9 ro ro ro ro ro ro ro ro ro 1 2 rom data if ro = 1 8 r1 0 r1 1 r1 2 r1 3 r2 0 r2 1 r2 2 r2 3 output registers r1, r2 if ro = 1 9 address designation pattern ra 12 ra 13 00 figure 25 p instruction
hd404019r series 49 absolute maximum ratings item symbol value unit notes supply voltage v cc ?.3 to +7.0 v programming voltage v pp ?.3 to +14 v 10 pin voltage v t ?.3 to v cc + 0.3 v 1 v cc ?45 to v cc + 0.3 v 2 total permissible input current ? i o 50 ma 3 maximum input current i o 15 ma 5, 6 maximum output current ? o 4 ma 6, 7 6 ma 7, 8 30 ma 7, 9 total permissible output current ? i o 150 ma 4 operating temperature t opr ?0 to +75 c storage temperature t stg ?5 to +125 c notes: permanent damage may occur if these absolute maximum ratings are exceeded. normal operation should be under the conditions of the electrical characteristics. if these conditions are exceeded, it may cause a malfunction or affect the reliability of the lsi. all voltages are with respect to gnd. 1. standard pins. 2. high voltage pins. 3. total permissible input current is the total sum of input currents which flow in from all i/o pins to gnd simultaneously. 4. total permissible output current is the total sum of the output currents which flow out from v cc to all i/o pins simultaneously. 5. maximum input current is the maximum amount of input current from each i/o pin to gnd. 6. d 0 to d 3 and r3 to r8. 7. maximum output current is the maximum amount of output current from v cc to each i/o pin. 8. r0 to r2. 9. d 4 to d 15 . 10. applied to hd4074019 and hd407l4019.
hd404019r series 50 electrical characteristics dc characteristics (hd404019r: v cc = 3.5 v to 6 v, gnd = 0 v, v disp = v cc ?40 v to v cc , ta = ?0 c to +75 c HD40L4019R: v cc = 2.7 v to 6 v, gnd = 0 v, v disp = v cc ?40 v to v cc , ta = ?0 c to +75 c hd4074019: v cc = 4.5 v to 5.5 v, gnd = 0 v, v disp = v cc ?40 v to v cc , ta = ?0 c to +75 c hd407l4019: v cc = 3.0 v to 5.5 v, gnd = 0 v, v disp = v cc ?40 v to v cc , ta = ?0 c to +75 c unless otherwise specified) item symbol pin min typ max unit test conditions note input high voltage v ih reset, sck , int 0 , int 1 0.8 v cc ? cc + 0.3 v hd404019r, hd4074019 0.9 v cc ? cc + 0.3 v HD40L4019R 0.8 v cc ? cc + 0.3 v hd407l4019: v cc = 4.5 v to 5.5 v 0.9 v cc ? cc + 0.3 v hd407l4019 si 0.7 v cc ? cc + 0.3 v hd404019r, hd4074019 0.8 v cc ? cc + 0.3 v HD40L4019R 0.7 v cc ? cc + 0.3 v hd407l4019: v cc = 4.5 v to 5.5 v 0.9 v cc ? cc + 0.3 v hd407l4019 osc 1 v cc ?.5 v cc + 0.3 v hd404019r, hd4074019, hd407l4019 v cc ?.3 v cc + 0.3 v HD40L4019R input low voltage v il reset, sck , int 0 , int 1 ?.3 0.2 v cc v hd404019r, hd4074019 ?.3 0.1 v cc v HD40L4019R ?.3 0.2 v cc v hd407l4019: v cc = 4.5 v to 5.5 v ?.3 0.1 v cc v hd407l4019 si ?.3 0.3 v cc v hd404019r, hd4074019 ?.3 0.2 v cc v HD40L4019R ?.3 0.3 v cc v hd407l4019: v cc = 4.5 v to 5.5 v ?.3 0.1 v cc v hd407l4019 input low voltage v il osc 1 ?.3 0.5 v hd404019r, hd4074019, hd407l4019 ?.3 0.3 v HD40L4019R output high voltage v oh sck , so v cc ?.0 v i oh = 1.0 ma v cc ?.5 v i oh = 0.5 ma
hd404019r series 51 item symbol pin min typ max unit test conditions notes output low voltage v ol sck , so 0.4 v i ol = 1.6 ma input/output leakage current | iil | reset, sck , int 0 , int 1 , si, so, osc 1 1 m av in = 0 v to v cc 1 current dissipation in active mode i cc v cc 8.0 ma hd404019r, hd4074019: v cc = 5 v, f osc = 4 mhz, divide by 4 2 8.0 ma HD40L4019R, hd407l4019: v cc = 5 v, f osc = 4 mhz, divide by 4 2 3.0 ma HD40L4019R, hd407l4019: v cc = 3 v, f osc = 3.58 mhz, divide by 4 2 current dissipation in standby mode i sby v cc 2.0 ma v cc = 5 v, f osc = 4 mhz, divide by 4 3 current dissipation in stop mode i stop v cc 10 m a hd404019r, HD40L4019R: v in ( test , r9 0 ) = v cc ?0.3 v to v cc , v in (reset) = 0 v to 0.3 v 4 10 m a hd4074019, hd407l4019: v in ( test , r9 0 ) = v cc ?0.3 v to v cc , v in (reset) = 0 v to 0.3 v stop mode retaining voltage v stop v cc 2 v notes: 1. excluding pull-up mos current and output buffer current (hd404019r, HD40L4019R) excluding output buffer current (hd4074019, hd407l4019) 2. the mcu is in the reset state. input/output current does not flow. mcu in reset state, operation mode reset, test : v cc d 0 to d 3 , r3 to r9: v cc d 4 to d 15 , r0 to r2, ra 0 , ra 1 : v disp 3. the timer/counter operates with the fastest clock. input/output current does not flow. mcu in standby mode input/output in reset state serial interface: stop reset: gnd test : v cc d 0 to d 3 , r3 to r9: v cc d 4 to d 15 , r0 to r2, ra 0 , ra 1 : v disp 4. excluding pull-down mos current.
hd404019r series 52 input/output characteristics for standard pins (hd404019r: v cc = 3.5 v to 6 v, gnd = 0 v, v disp = v cc ?40 v to v cc , ta = ?0 c to +75 c HD40L4019R: v cc = 2.7 v to 6 v, gnd = 0 v, v disp = v cc ?40 v to v cc , ta = ?0 c to +75 c hd4074019: v cc = 4.5 v to 5.5 v, gnd = 0 v, v disp = v cc ?40 v to v cc , ta = ?0 c to +75 c hd407l4019: v cc = 3.0 v to 5.5 v, gnd = 0 v, v disp = v cc ?40 v to v cc , ta = ?0 c to +75 c unless otherwise specified) item symbol pin min typ max unit test conditions note input high voltage v ih d 0 to d 3 , r3 to r9 0.7 v cc ? cc + 0.3 v hd404019r, hd4074019 0.8 v cc ? cc + 0.3 v HD40L4019R 0.7 v cc ? cc + 0.3 v hd407l4019: v cc = 4.5 v to 5.5 v 0.8 v cc ? cc + 0.3 v hd407l4019 input low voltage v il d 0 to d 3 , r3 to r9 ?.3 0.3 v cc v hd404019r, hd4074019 ?.3 0.2 v cc v HD40L4019R ?.3 0.3 v cc v hd407l4019: v cc = 4.5 v to 5.5 v ?.3 0.2 v cc v hd407l4019 output high voltage v oh d 0 to d 3 , r3 to r8 v cc ?1.0 v hd404019r, HD40L4019R: ? oh = 1.0 ma 1 v cc ?0.5 v hd404019r, HD40L4019R: ? oh = 0.5 ma 1 output low voltage v ol d 0 to d 3 , r3 to r8 0.4 v i ol = 1.6 ma input/output leakage current | i il |d 0 to d 3 , r3 to r9 1 m a hd404019r, HD40L4019R: v in = 0 v to v cc 2 d 0 to d 3 , r3 to r8, r9 1 to r9 3 1 m a hd4074019, hd407l4019: v in = 0 v to v cc 3 r9 0 20 m a pull-up mos current ? pu d 0 to d 3 , r3 to r9 30 150 m a hd404019r, HD40L4019R: v cc = 5 v, v in = 0 v 4 notes: 1. applied to i/o pins selected as cmos output by mask option. 2. excluding pull-up mos current and output buffer current. 3. excluding output buffer current. 4. applied to i/o pins selected as with pull-up mos by mask option.
hd404019r series 53 input/output characteristics for high voltage pins (hd404019r: v cc = 3.5 v to 6 v, gnd = 0 v, v disp = v cc ?40 v to v cc , ta = ?0 c to +75 c HD40L4019R: v cc = 2.7 v to 6 v, gnd = 0 v, v disp = v cc ?40 v to v cc , ta = ?0 c to +75 c hd4074019: v cc = 4.5 v to 5.5 v, gnd = 0 v, v disp = v cc ?40 v to v cc , ta = ?0 c to +75 c hd407l4019: v cc = 3.0 v to 5.5 v, gnd = 0 v, v disp = v cc ?40 v to v cc , ta = ?0 c to +75 c unless otherwise specified) item symbol pin min typ max unit test conditions note input high voltage v ih d 4 to d 15 , r0 to r2, ra 0 , ra 1 0.7 v cc ? cc + 0.3 v hd404019r, hd4074019 0.8 v cc ? cc + 0.3 v HD40L4019R: v cc = 3.5 v to 6.0 v 0.7 v cc ? cc + 0.3 v hd407l4019: v cc = 4.5 v to 5.5 v 0.8 v cc ? cc + 0.3 v hd407l4019 input low voltage v il d 4 to d 15 , r0 to r2, ra 0 , ra 1 v cc ?40 0.3 v cc v hd404019r, hd4074019 v cc ?40 0.2 v cc v HD40L4019R: v cc = 3.5 v to 6.0 v v cc ?40 0.3 v cc v hd407l4019: v cc = 4.5 v to 5.5 v v cc ?40 0.2 v cc v hd407l4019 output high voltage v oh d4 to d15 v cc ?3.0 v hd404019r, HD40L4019R: ? oh = 15 ma, v cc = 5 v 20% v cc ?2.0 v hd404019r, HD40L4019R: ? oh = 10 ma, v cc = 5 v 20% v cc ?1.0 v hd404019r, HD40L4019R: ? oh = 4 ma v cc ?3.0 v hd4074019: ? oh = 15 ma v cc ?2.0 v hd4074019: ? oh = 10 ma v cc ?1.0 v hd4074019: ? oh = 4 ma v cc ?3.0 v hd407l4019: ? oh = 15 ma, v cc = 4.5 v to 5.5 v v cc ?2.0 v hd407l4019: ? oh = 10 ma v cc ?1.0 v hd407l4019: ? oh = 4 ma
hd404019r series 54 item symbol pin min typ max unit test conditions note output high voltage v oh r0 to r2 v cc ?3.0 v hd404019r, HD40L4019R: ? oh = 3 ma, v cc = 5 v 20% v cc ?2.0 v hd404019r, HD40L4019R: ? oh = 2 ma, v cc = 5 v 20% v cc ?1.0 v hd404019r, HD40L4019R: ? oh = 0.8 ma v cc ?3.0 v hd4074019: ? oh = 3 ma v cc ?2.0 v hd4074019: ? oh = 2 ma v cc ?1.0 v hd4074019: ? oh = 0.8 ma v cc ?3.0 v hd407l4019: ? oh = 3 ma, v cc = 4.5 v to 5.5 v v cc ?2.0 v hd407l4019: ? oh = 2 ma v cc ?1.0 v hd407l4019: ? oh = 0.8 ma output low voltage v ol d 4 to d 15 , r0 to r2 v cc ?37 v hd404019r, HD40L4019R: v disp = v cc ?40 v 1 v cc ?37 v hd404019r, HD40L4019R: 150 k w at v cc ?40 v 2 v cc ?37 v hd4074019, hd407l4019: 150 k w at v cc ?40 v input/output leakage current | i il |d 4 to d 15 , r0 to r2, ra 0 , ra 1 20 m a hd404019r, HD40L4019R: v in = v cc ?40 v to v cc 3 20 m a hd4074019, hd407l4019: v in = v cc ?40 v to v cc 4 pull-down mos current i pd d 4 to d 15 , r0 to r2, ra 0 , ra 1 125 900 m a hd404019r, HD40L4019R: v disp = v cc ?35 v, v in = v cc 1 notes: 1. applied to i/o pins selected as with pull-up mos by mask option. 2. applied to i/o pins selected as with pull-up mos (pmos open drain) by mask option. 3. excluding pull-down mos current and output buffer current. 4. excluding output buffer current.
hd404019r series 55 ac characteristics (hd404019r: v cc = 3.5 v to 6 v, gnd = 0 v, v disp = v cc ?40 v to v cc , ta = ?0 c to +75 c HD40L4019R: v cc = 2.7 v to 6 v, gnd = 0 v, v disp = v cc ?40 v to v cc , ta = ?0 c to +75 c hd4074019: v cc = 4.5 v to 5.5 v, gnd = 0 v, v disp = v cc ?40 v to v cc , ta = ?0 c to +75 c hd407l4019: v cc = 3.0 v to 5.5 v, gnd = 0 v, v disp = v cc ?40 v to v cc , ta = ?0 c to +75 c unless otherwise specified) item symbol pin min typ max unit test conditions note oscillation frequency f osc osc 1 , osc 2 0.4 4 4.5 mhz hd404019r: divide by 4 0.4 4 4.5 mhz HD40L4019R: v cc = 3.5 v to 6.0 v, divide by 4 0.4 3.58 mhz HD40L4019R: divide by 4 0.2 4 4.5 mhz hd4074019: divide by 4 0.2 4 4.5 mhz hd407l4019: v cc = 4.5 v to 5.5 v, divide by 4 0.2 3.58 mhz hd407l4019 instruction cycle time t cyc 0.89 1 20 m s hd404019r 0.89 1 10 m s HD40L4019R: v cc = 3.5 v to 6.0 v 1.12 10 m s HD40L4019R 0.89 1 20 m s hd4074019: divide by 4 0.89 1 20 m s hd407l4019: v cc = 4.5 v to 5.5 v, divide by 4 1.12 20 m s hd407l4019 oscillation stabilization time t rc osc 1 , osc 2 20 ms hd404019r, hd4074019 1 20 ms HD40L4019R: v cc = 3.5 v to 6.0 v 1 40 ms HD40L4019R 1 20 ms hd407l4019: v cc = 4.5 v to 5.5 v 1 40 ms hd407l4019 1 notes: 1. the oscillator stabilization time is the period from when v cc reaches its minimum allowable voltage (hd404019r/HD40L4019R: 3.5 v, hd4074019: 4.5 v, hd407l4019: 3.0 v (3.5 v when v cc = 3.5 v to 6.0 v)) at power-on until when the oscillator stabilizes, or after reset goes high by mcu reset to quit stop mode. at power-on or when recovering from stop mode, apply the reset input for more than t rc to meet the necessary time for oscillator stabilization. when using a crystal or ceramic oscillator, consult with the crystal oscillator manufacturer since the oscillator stabilization time depends on the circuit constants and stray capacitance. (see figure 26.)
hd404019r series 56 item symbol pin min typ max unit test conditions note external clock high width t cph osc 1 92 ns hd404019r, hd4074019: divide by 4 1 92 ns HD40L4019R: v cc = 3.5 v to 6.0 v, divide by 4 1 120 ns HD40L4019R: divide by 4 1 92 ns hd407l4019: v cc = 4.5 v to 5.5 v, divide by 4 1 115 ns hd407l4019 1 external clock low width t cpl osc 1 92 ns hd404019r, hd4074019: divide by 4 1 92 ns HD40L4019R: v cc = 3.5 v to 6.0 v, divide by 4 1 120 ns HD40L4019R: divide by 4 1 92 ns hd407l4019: v cc = 4.5 v to 5.5 v, divide by 4 1 115 ns hd407l4019 1 external clock rise time t cpr osc 1 20 ns 1 external clock fall time t cpf osc 1 20 ns 1 int 0 high width t ih int 0 2t cyc 2 int 0 low width t il int 0 2t cyc 2 int 1 high width t ih int 1 2t cyc 2 int 1 low width t il int 1 2t cyc 2 reset high width t rsth reset 2 t cyc 3 input capacitance c in all pins 30 pf hd404019r, HD40L4019R: f = 1 mhz, v in = 0 v all pins except r9 0 30 pf hd4074019, hd407l4019: f = 1 mhz, v in = 0 v r9 0 180 pf reset fall time t rstf 20 ms 3 notes: 1. see figure 26. 2. see figure 27. 3. see figure 28.
hd404019r series 57 serial interface timing characteristics (hd404019r: v cc = 3.5 v to 6 v, gnd = 0 v, v disp = v cc ?40 v to v cc , ta = ?0 c to +75 c HD40L4019R: v cc = 2.7 v to 6 v, gnd = 0 v, v disp = v cc ?40 v to v cc , ta = ?0 c to +75 c hd4074019: v cc = 4.5 v to 5.5 v, gnd = 0 v, v disp = v cc ?40 v to v cc , ta = ?0 c to +75 c hd407l4019: v cc = 3.0 v to 5.5 v, gnd = 0 v, v disp = v cc ?40 v to v cc , ta = ?0 c to +75 c unless otherwise specified) item symbol pin min typ max unit test conditions notes transmit clock cycle time t scyc sck output 1 t cyc load shown in figure 30 1, 2 transmit clock high widths t sckh sck output 0.4 t cyc 1, 2 transmit clock low widths t sckl sck output 0.4 t cyc 1, 2 transmit clock rise time t sckr sck output 40 ns hd404019r, hd4074019, hd407l4019 1, 2 40 ns HD40L4019R: v cc = 3.5 v to 6.0 v 1, 2 200 ns HD40L4019R 1, 2 transmit clock fall time t sckf sck output 40 ns hd404019r, hd4074019, hd407l4019 1, 2 40 ns HD40L4019R: v cc = 3.5 v to 6.0 v 1, 2 200 ns HD40L4019R 1, 2 transmit clock cycle time t scyc sck input 1 t cyc 1 transmit clock high width t sckh sck input 0.4 t cyc 1 transmit clock low width t sckl sck input 0.4 t cyc 1 transmit clock completion detect time t sckhd sck input 1 t cyc 3 transmit clock rise time t sckr sck input 40 ns 1 transmit clock fall time t sckf sck input 40 ns 1 notes: 1. see figure 29. 2. see figure 30. 3. transmit clock completion detect time is the high level period after 8 pulses of transmit clock are input. the serial interrupt request flag is not set when the next transmit clock is input before the transmit clock completion detect time has passed.
hd404019r series 58 item symbol pin min typ max unit test conditions notes serial output data delay time t dso so 300 ns hd404019r 1, 2 300 ns HD40L4019R: v cc = 3.5 v to 6.0 v 1, 2 500 ns HD40L4019R 1, 2 200 ns hd4074019 1, 2 200 ns hd407l4019: v cc = 4.5 v to 5.5 v 1, 2 400 ns hd407l4019 1, 2 serial input data setup time t ssi si 100 ns hd404019r 1 100 ns HD40L4019R: v cc = 3.5 v to 6.0 v 1 serial input data setup time t ssi si 300 ns HD40L4019R 1 200 ns hd4074019, hd407l4019 1 serial input data hold time t hsi si 200 ns hd404019r 1 200 ns HD40L4019R: v cc = 3.5 v to 6.0 v 1 400 ns HD40L4019R 1 100 ns hd4074019 1 100 ns hd407l4019: v cc = 4.5 v to 5.5 v 1 200 ns hd407l4019 1 notes: 1. see figure 29. 2. see figure 30.
hd404019r series 59 1/f cp v cc ?0.5 0.5 t cph t cpr t cpf t cpl 1/f cp v cc ?0.3 0.3 t cph t cpr t cpf t cpl hd404019r hd4074019 hd407l4019 HD40L4019R figure 26 oscillator timing 0.8 v cc int 0 , int 1 0.2 v cc 0.9 v cc int 0 , int 1 0.1 v cc t ih t il t ih t il hd404019r hd4074019 hd407l4019 (v cc = 4.5 v to 5.5 v) HD40L4019R hd407l4019 (v cc = 3.0 v to 4.5 v) figure 27 interrupt timing 0.8 v cc reset 0.2 v cc t rstf t rsth 0.9 v cc reset 0.1 v cc t rstf t rsth hd404019r hd4074019 hd407l4019 (v cc = 4.5 v to 5.5 v) HD40L4019R hd407l4019 (v cc = 3.0 v to 4.5 v) figure 28 reset timing
hd404019r series 60 v cc ?2.0 v (0.8 v cc ) * 0.8 v (0.2 v cc ) * v cc ?2.0 v 0.8 v sck so si 0.7 v cc 0.3 v cc t scyc t sckh t sckf t sckl t dso t sckhd t ssi t hsi t sckr v cc ?2.0 v (0.9 v cc ) * 0.8 v (0.1 v cc ) * v cc ?2.0 v 0.8 v sck so si 0.7 v cc 0.3 v cc t scyc t sckh t sckf t sckl t dso t sckhd t ssi t hsi t sckr note: * v cc ?2.0 v and 0.8 v are the threshold voltages for transmit clock output. 0.9 v cc and 0.1 v cc are the threshold voltages for transmit clock input. hd404019r hd4074019 hd407l4019 (v cc = 4.5 v to 5.5 v) HD40L4019R hd407l4019 (v cc = 3.0 v to 4.5 v) note: * v cc ?2.0 v and 0.8 v are the threshold voltages for transmit clock output. 0.8 v cc and 0.2 v cc are the threshold voltages for transmit clock input. figure 29 timing of serial interface v cc r 12 k w c 30 pf test point 1s2074 h or equivalent r l = 2.6 k w figure 30 timing load circuit
hd404019r series 61 hd404019r option list d0 d1 d2 d3 d4 d5 d6 d7 d8 d9 d10 d11 d12 d13 d14 d15 i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o r00 r01 r02 r03 r10 r11 r12 r13 r20 r21 r22 r23 r0 r1 r2 i/o option pin i/o abcde standard pins r3 r4 r5 r6 r7 r8 r9 ra i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i/o i i i i i i i/o option pin i/o abcde high voltage pins high voltage pins r30 r31 r32 r33 r40 r41 r42 r43 r50 r51 r52 r53 r60 r61 r62 r63 r70 r71 r72 r73 r80 r81 r82 r83 r90 r91 r92 r93 ra0 ra1 standard pins high voltage pins please mark on ra1/vdisp note: i/o options masked by are not available. 5 v operation: hd404019r low-voltage operation: HD40L4019R date of order customer dept. name rom code name lsi type number (hitachi's entry) 1. i/o option please check off the appropriate applications and enter the necessary information. a: without pull-up mos (nmos open drain) b: with pull-up mos c: cmos (not be used as input) d: without pull-down mos (pmos open drain) e: with pull-down mos
hd404019r series 62 hd404019r option list 5. system oscillator (osc1 and osc2) ceramic oscillator crystal oscillator external clock note: if even one high-voltage pin is selected with i/o option e, pin ra1/vdisp must be selected to function as vdisp. 4. rom code media eprom: the upper bits and lower bits are mixed together. the upper five bits and lower five bits are programmed to the same eprom in alternating order (i.e., lululu...). eprom: the upper bits and lower bits are separated. the upper five bits and lower five bits are programmed to different eproms. 6. stop mode used not used 2. ra1/vdisp ra1: without pull-down mos (d) vdisp 3. divider (div) divide by 4 please specify the first type below (the upper bits and lower bits are mixed together), when using the eprom on-package microcomputer type (including ztat tm version). 7. package dp-64s fp-64a fp-64b hd404019r dp-64s fp-64a HD40L4019R
hd404019r series 63 cautions 1. hitachi neither warrants nor grants licenses of any rights of hitachi? or any third party? patent, copyright, trademark, or other intellectual property rights for information contained in this document. hitachi bears no responsibility for problems that may arise with third party? rights, including intellectual property rights, in connection with use of the information contained in this document. 2. products and product specifications may be subject to change without notice. confirm that you have received the latest product standards or specifications before final design, purchase or use. 3. hitachi makes every attempt to ensure that its products are of high quality and reliability. however, contact hitachi? sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support. 4. design your application so that the product is used within the ranges guaranteed by hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail- safes, so that the equipment incorporating hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the hitachi product. 5. this product is not designed to be radiation resistant. 6. no one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from hitachi. 7. contact hitachi? sales office for any questions regarding this document or hitachi semiconductor products. hitachi, ltd. semiconductor & integrated circuits. nippon bldg., 2-6-2, ohte-machi, chiyoda-ku, tokyo 100-0004, japan tel: tokyo (03) 3270-2111 fax: (03) 3270-5109 copyright ?hitachi, ltd., 1998. all rights reserved. printed in japan. hitachi asia pte. ltd. 16 collyer quay #20-00 hitachi tower singapore 049318 tel: 535-2100 fax: 535-1533 url northamerica : http:semiconductor.hitachi.com/ europe : http://www.hitachi-eu.com/hel/ecg asia (singapore) : http://www.has.hitachi.com.sg/grp3/sicd/index.htm asia (taiwan) : http://www.hitachi.com.tw/e/product/sicd_frame.htm asia (hongkong) : http://www.hitachi.com.hk/eng/bo/grp3/index.htm japan : http://www.hitachi.co.jp/sicd/indx.htm hitachi asia ltd. taipei branch office 3f, hung kuo building. no.167, tun-hwa north road, taipei (105) tel: <886> (2) 2718-3666 fax: <886> (2) 2718-8180 hitachi asia (hong kong) ltd. group iii (electronic components) 7/f., north tower, world finance centre, harbour city, canton road, tsim sha tsui, kowloon, hong kong tel: <852> (2) 735 9218 fax: <852> (2) 730 0281 telex: 40815 hitec hx hitachi europe ltd. electronic components group. whitebrook park lower cookham road maidenhead berkshire sl6 8ya, united kingdom tel: <44> (1628) 585000 fax: <44> (1628) 778322 hitachi europe gmbh electronic components group dornacher stra? 3 d-85622 feldkirchen, munich germany tel: <49> (89) 9 9180-0 fax: <49> (89) 9 29 30 00 hitachi semiconductor (america) inc. 179 east tasman drive, san jose,ca 95134 tel: <1> (408) 433-1990 fax: <1>(408) 433-0223 for further information write to:

▲Up To Search▲

Price & Availability of HD40L4019R

	To Download HD40L4019R Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .